Formal Verification of DSR Protocol in Wireless Networks Using SMV Model Checker

نویسندگان

  • Alireza souri
  • Alireza Jomeiri
چکیده

Formal verification is one of the best methods for evaluating the systems. In this paper we used SMV model checker to evaluate the performance of DSR protocol in wireless networks. Since the modeling of whole DSR network in SMV is not possible, we used a Case Study example. In this example, node failure and link break conditions are investigated. By using SMV model checker, we have been able to detect routing problems in these situations and guarantee the safe arriving of data packet to destination by providing an algorithm. Implementation results show that SMV model checker is one of the tools for verifies the wireless routing protocols. Keywords-Formal verification; model checking; DSR protocol; SMV; wireless networks; computational tree logics.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance Analysis and Formal Verification of Cognitive Wireless Networks

Cognitive Networks are a class of communication networks, in which nodes can learn how to adjust their behaviour according to the present and past network conditions. In this paper we introduce a formal probabilistic model for the analysis of wireless networks in which nodes are seen as processes capable of adapting their course of action to the environmental conditions. In particular, we model...

متن کامل

Formal Verification of Ad hoc On-demand Distance Vector (AODV) Protocol using Cadence SMV

Routing protocols usually consist a huge state space (exponentially increase with the number of entities involved in the protocol) because of the concurrency and data-centric properties. The naïve approaches which directly use traditional verification techniques like explicit state exploration (e.g. Murphy [9]) or symbolic model checking (e.g. SMV [3]) often cannot make much progress due to the...

متن کامل

Natural language for hardware verification: semantic interpretation and model checking

Our system allows the formal verification of digital circuits using specifications expressed in English. Verification is carried out by the SMV model checker program [McM92]. SMV requires specifications to be written in the temporal logic CTL (computation tree logic). SMV’s model checking algorithm carries out inference over CTL formulas, with respect to a formal representation of a circuit. Th...

متن کامل

A Simple Verification of the Tree Identify Protocol with SMV

Traditional ways of validating and verifying software include testing/simulation and theorem proving. Testing may start as soon as the first prototype exists. No knowledge of a specialised formalism is required. Testing is based on a collection of test cases, correctness is assured for each test case. The number of test cases may grow exponentially with the number of input variables. Therefore,...

متن کامل

Formal Modeling and Verification of Trusted OLSR Protocol Using I-SPIN Model Checker

An ad hoc network is a momentary network set up by the self-managed nodes that operate and communicate randomly with or without a little support of a network infrastructure. Due to security vulnerabilities ad hoc networks are defenseless against attacks of malicious nodes as the nodes in these networks are not secured by firewalls. In order to enhance the security of conventional OLSR Protocol ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011